



## Half Controlled Single Phase Rectifier Bridge with Freewheeling Diode

$I_{dAVM} = 40 \text{ A}$   
 $V_{RRM} = 800-1600 \text{ V}$

$V_{RSM}$ $V_{DSM}$	$V_{RRM}$ $V_{DRM}$	Type
V	V	
900	800	VHF 36-08io5
1300	1200	VHF 36-12io5
1500	1400	VHF 36-14io5
1700	1600	VHF 36-16io5



Symbol	Test Conditions	Maximum Ratings		
$I_{dAV}$	$T_K = 85^\circ\text{C}$ , module	36	A	
$I_{dAVM}$ ①	module	40	A	
$I_{FRMS}, I_{TRMS}$	per leg	28	A	
$I_{FSM}, I_{TSM}$	$T_{VJ} = 45^\circ\text{C}$ ; $V_R = 0 \text{ V}$	320	A	
	$t = 10 \text{ ms}$ (50 Hz), sine $t = 8.3 \text{ ms}$ (60 Hz), sine	350	A	
$I^2t$	$T_{VJ} = T_{VJM}$ $V_R = 0 \text{ V}$	280	A	
	$t = 10 \text{ ms}$ (50 Hz), sine $t = 8.3 \text{ ms}$ (60 Hz), sine	310	A	
$(di/dt)_{cr}$	$T_{VJ} = 45^\circ\text{C}$ $V_R = 0 \text{ V}$	500	$\text{A}^2\text{s}$	
	$t = 10 \text{ ms}$ (50 Hz), sine $t = 8.3 \text{ ms}$ (60 Hz), sine	520	$\text{A}^2\text{s}$	
$(di/dt)_{cr}$	$T_{VJ} = T_{VJM}$ $V_R = 0 \text{ V}$	390	$\text{A}^2\text{s}$	
	$t = 10 \text{ ms}$ (50 Hz), sine $t = 8.3 \text{ ms}$ (60 Hz), sine	400	$\text{A}^2\text{s}$	
$(dv/dt)_{cr}$	$T_{VJ} = 125^\circ\text{C}$ $f = 50 \text{ Hz}$ , $t_p = 200 \mu\text{s}$ $V_D = 2/3 V_{DRM}$ $I_G = 0.3 \text{ A}$ , $di_G/dt = 0.3 \text{ A}/\mu\text{s}$	repetitive, $I_T = 50 \text{ A}$	150	$\text{A}/\mu\text{s}$
		non repetitive, $I_T = 1/2 \cdot I_{dAV}$	500	$\text{A}/\mu\text{s}$
$(dv/dt)_{cr}$	$T_{VJ} = T_{VJM}$ ; $V_{DR} = 2/3 V_{DRM}$ $R_{GK} = \infty$ ; method 1 (linear voltage rise)	1000	$\text{V}/\mu\text{s}$	
$V_{RGM}$		10	V	
$P_{GM}$	$T_{VJ} = T_{VJM}$	$t_p = 30 \mu\text{s}$	$\leq 10$	W
	$I_T = I_{TAVM}$	$t_p = 500 \mu\text{s}$	$\leq 5$	W
		$t_p = 10 \text{ ms}$	$\leq 1$	W
$P_{GAVM}$			0.5	W
$T_{VJ}$ $T_{VJM}$ $T_{stg}$			-40...+125	$^\circ\text{C}$
			125	$^\circ\text{C}$
			-40...+125	$^\circ\text{C}$
$V_{ISOL}$	50/60 Hz, RMS $I_{ISOL} \leq 1 \text{ mA}$	$t = 1 \text{ min}$ $t = 1 \text{ s}$	3000 3600	$\text{V} \sim$
$M_d$	Mounting torque	(M5) (10-32 UNF)	2-2.5 18-22	Nm lb.in.
			50	g
<b>Weight</b>				

Data according to IEC 60747 and refer to a single thyristor/diode unless otherwise stated.

① for resistive load

IXYS reserves the right to change limits, test conditions and dimensions.

### Features

- Package with DCB ceramic base plate
- Isolation voltage 3600 V~
- Planar passivated chips
- $1/4"$  fast-on terminals
- UL registered E 72873


### Applications

- Supply for DC power equipment
- DC motor control

### Advantages

- Easy to mount with two screws
- Space and weight savings
- Improved temperature and power cycling

### Dimensions in mm (1 mm = 0.0394")



Symbol	Test Conditions	Characteristic Values		
$I_R, I_D$	$V_R = V_{RRM}$ ; $V_D = V_{DRM}$ $T_{VJ} = T_{VJM}$ $T_{VJ} = 25^\circ C$	$\leq 5$	mA	
$V_T, V_F$	$I_T, I_F = 45 A$ ; $T_{VJ} = 25^\circ C$	$\leq 1.45$	V	
$V_{TO}$	For power-loss calculations only ( $T_{VJ} = 125^\circ C$ )	0.85	V	
$r_T$		13	$m\Omega$	
$V_{GT}$	$V_D = 6 V$ ; $T_{VJ} = 25^\circ C$ $T_{VJ} = -40^\circ C$	$\leq 1.0$	V	
$I_{GT}$	$V_D = 6 V$ ; $T_{VJ} = 25^\circ C$ $T_{VJ} = -40^\circ C$ $T_{VJ} = 125^\circ C$	$\leq 65$	mA	
$I_{GD}$	$T_{VJ} = T_{VJM}$ ; $T_{VJ} = T_{VJM}$	$V_D = 2/3 V_{DRM}$	$\leq 0.2$	V
$I_{GD}$		$V_D = 2/3 V_{DRM}$	$\leq 5$	mA
$I_L$	$I_G = 0.3 A$ ; $t_G = 30 \mu s$ ; $di_G/dt = 0.3 A/\mu s$ ; $T_{VJ} = 25^\circ C$ $T_{VJ} = -40^\circ C$ $T_{VJ} = 125^\circ C$	$\leq 150$	mA	
$I_H$	$T_{VJ} = 25^\circ C$ ; $V_D = 6 V$ ; $R_{GK} = \infty$	$\leq 100$	mA	
$t_{gd}$	$T_{VJ} = 25^\circ C$ ; $V_D = 1/2 V_{DRM}$ $I_G = 0.3 A$ ; $di_G/dt = 0.3 A/\mu s$	$\leq 2$	$\mu s$	
$t_q$	$T_{VJ} = 125^\circ C$ , $I_T = 15 A$ , $t_p = 300 \mu s$ , $V_R = 100 V$ $di/dt = -10 A/\mu s$ , $dv/dt = 20 V/\mu s$ , $V_D = 2/3 V_{DRM}$	typ.	150	$\mu s$
$Q_r$			75	$\mu C$
$R_{thJC}$	per thyristor (diode); DC current per module	1.15	K/W	
$R_{thJK}$	per thyristor (diode); DC current per module	0.29	K/W	
$d_s$	Creeping distance on surface	1.55	K/W	
$d_A$	Creepage distance in air	0.39	K/W	
$a$	Max. allowable acceleration	12.6	mm	
		6.3	mm	
		50	$m/s^2$	




Fig. 1 Gate trigger range




Fig. 2 Gate controlled delay time  $t_{gd}$