

PM100CS1D060FLAT-BASE TYPE
INSULATED PACKAGE**PM100CS1D060****FEATURE**


Inverter + Drive & Protection IC



- 3 phase 100A/600V CSTBT™
(The Current senser and the thermal senser with a build-in CSTBT™.)
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage


APPLICATION

General purpose inverter, servo drives and other motor controls

PACKAGE OUTLINES**Dimensions in mm**

Nov. 2008

INTERNAL FUNCTIONS BLOCK DIAGRAM

MAXIMUM RATINGS ($T_j = 25^\circ\text{C}$, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
V _{CES}	Collector-Emitter Voltage	$V_D = 15\text{V}$, $V_{CIN} = 15\text{V}$	600	V
$\pm I_C$	Collector Current	$T_c = 25^\circ\text{C}$ (Note-1)	100	A
$\pm I_{CP}$	Collector Current (Peak)	$T_c = 25^\circ\text{C}$	200	A
P _c	Collector Dissipation	$T_c = 25^\circ\text{C}$ (Note-1)	446	W
T _j	Junction Temperature		-20 ~ +150	°C

*: Tc measurement point is just under the chip.

CONTROL PART

Symbol	Parameter	Condition	Ratings	Unit
V _D	Supply Voltage	Applied between : V _{UP1} -V _{UPC} , V _{VP1} -V _{VPC} , V _{WP1} -V _{WPC} , V _{N1} -V _{NC}	20	V
V _{CIN}	Input Voltage	Applied between : U _P -V _{UPC} , V _P -V _{VPC} , W _p -V _{WPC} , U _N • V _N • W _N -V _{NC}	20	V
V _{FO}	Fault Output Supply Voltage	Applied between : F _O -V _{NC}	20	V
I _{FO}	Fault Output Current	Sink current at F _O terminals	20	mA

PM100CS1D060FLAT-BASE TYPE
INSULATED PACKAGE**TOTAL SYSTEM**


Symbol	Parameter	Condition	Ratings	Unit
VCC(prot)	Supply Voltage Protected by SC	Vd = 13.5 ~ 16.5V Inverter Part, Tj = +125°C Start	400	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value	500	V
Tstg	Storage Temperature		-40 ~ +125	°C
Viso	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	Vrms

THERMAL RESISTANCES

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
Rth(j-c)Q	Junction to case Thermal Resistances	Inverter IGBT part (per 1 element)	(Note-1)	—	—	0.28
		Inverter FWDi part (per 1 element)	(Note-1)	—	—	0.46
Rth(c-f)	Contact Thermal Resistance	Case to fin, (per 1 module) Thermal grease applied	(Note-1)	—	—	0.046

(Note-1) Tc (under the chip) measurement point is below. (unit : mm)

axis \ arm	UP		VP		WP		UN		VN		WN	
	IGBT	FWDi										
X	21.4	21.4	65.0	65.0	90.0	90.0	36.0	36.0	51.0	51.0	76.0	76.0
Y	4.5	-5.9	4.5	-5.9	4.5	-5.9	-0.5	-9.9	-0.5	-9.9	-0.5	-9.9

**ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted)****INVERTER PART**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
VCE(sat)	Collector-Emitter Saturation Voltage	Vd = 15V, IC = 100A	Tj = 25°C	—	1.80	2.40
		VCIN = 0V, Pulsed		—	1.85	2.50
VEC	FWDi Forward Voltage	—IC = 100A, Vd = 15V, VCIN = 15V	(Fig. 2)	—	1.85	2.80
ton	Switching Time	VD = 15V, VCIN = 0V → 15V VCC = 300V, IC = 100A Tj = 125°C Inductive Load	0.4	0.8	1.8	μs
trr			—	0.3	0.6	
tc(on)			—	0.4	1.0	
tff			—	1.4	2.4	
tc(off)			—	0.3	0.6	
ICES	Collector-Emitter Cutoff Current	VCE = VCES, Vd = 15V	Tj = 25°C	—	—	1
			Tj = 125°C	—	—	10

CONTROL PART

Symbol	Parameter	Condition	Limits			Unit		
			Min.	Typ.	Max.			
Id	Circuit Current	$V_D = 15V, V_{CIN} = 15V$	$V_{N1}-V_{NC}$	—	6	12	mA	
			$V^*P_1-V^*PC$	—	2	4		
V _{th(ON)}	Input ON Threshold Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC $UN \cdot VN \cdot WN-VNC$			1.2	1.5	1.8	V
					1.7	2.0	2.3	
SC	Short Circuit Trip Level	$-20 \leq T_j \leq 125^\circ C, V_D = 15V$	(Fig. 3,6)		150	—	—	A
t _{off(SC)}	Short Circuit Current Delay Time	$V_D = 15V$	(Fig. 3,6)		—	1.0	—	μs
OT	Over Temperature Protection	Detect Temperature of IGBT chip	Trip level	135	—	—	°C	
			Hysteresis	—	20	—		
UV	Supply Circuit Under-Voltage Protection	$-20 \leq T_j \leq 125^\circ C$	Trip level	11.5	12.0	12.5	V	
			Reset level	—	12.5	—		
IFO(H)	Fault Output Current	$V_D = 15V, V_{CIN} = 15V$	(Note-2)		—	—	0.01	mA
					—	10	15	
t _{FO}	Minimum Fault Output Pulse Width	$V_D = 15V$	(Note-2)		1.0	1.8	—	ms

(Note-2) Fault output is given only when the internal SC, OT & UV protection.

Fault output of SC, OT & UV protection operate by lower arms.

Fault output of SC protection given pulse.


Fault output of OT, UV protection given pulse while over trip level.

MECHANICAL RATINGS AND CHARACTERISTICS

Symbol	Parameter	Condition	Limits			Unit		
			Min.	Typ.	Max.			
—	Mounting torque	Mounting part	$screw : M5$		2.5	3.0	3.5	N · m
		Main terminal part	$screw : M4$		1.5	1.7	2.0	
—	Weight	—		—	400	—	g	



RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Condition	Recommended value	Unit
V _{CC}	Supply Voltage	Applied across P-N terminals	≤ 400	V
V _D	Control Supply Voltage	Applied between : VUP1-VUPC, VVP1-VVPC VWP1-VWPC, VN1-VNC	15.0 ± 1.5	V
V _{CIN(ON)}	Input ON Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN-VNC	≤ 0.8	V
	Input OFF Voltage		≥ 9.0	
f _{PWM}	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
t _{dead}	Arm Shoot-through Blocking Time	For IPM's each input signals	≥ 2.0	μs


(Note-3) With ripple satisfying the following conditions: dv/dt swing $\leq \pm 5V/\mu s$, Variation $\leq 2V$ peak to peak

PRECAUTIONS FOR TESTING

- Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.
After this, the specified ON and OFF level setting for each input signal should be done.
- When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above V_{CES} rating of the device.
(These test should not be done by using a curve tracer or its equivalent.)



a) Lower Arm Switching



b) Upper Arm Switching




Fig. 3 Switching time and SC test circuit




Fig. 4 Switching time test waveform





Fig. 6 SC test waveform


1.5V: Input on threshold voltage $V_{th(on)}$ typical value, 2V: Input off threshold voltage $V_{th(off)}$ typical value

Fig. 7 Dead time measurement point example




Fig. 8 Application Example Circuit

NOTES FOR STABLE AND SAFE OPERATION ;

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers: tPLH, tPHL ≤ 0.8μs, Use High CMR type.
- Slow switching opto-coupler: CTR > 100%
- Use 3 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage change of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

Nov. 2008

PERFORMANCE CURVES